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Abstract
Design of High-Linearity PVT-Robust Dynamic
Amplifier
Mantian Zhang, M.S.E.
The University of Texas at Austin, 2019
Supervisors: Nan Sun
Modern electronic device market demands high power-efficiency, high-
speed, and high-resolution analog-to-digital converters (ADC). Amplifiers be-
come increasingly significant in the high-performance ADC design. Dynamic
amplifier stands out for its low power consumption feature. However, the
process-voltage-temperature (PVT) variation and limited linearity prevent it
from wide usage. This thesis presents a high-linearity and PVT-robust dy-
namic amplifier. It implements the capacitively degenerated linearization
(CDL) method to achieve high linearity. Furthermore, it combines a PVT-
sensing amplifier and a voltage-to-time (V2T) converter as the control timer.
Once the foreground calibration is done, the proposed dynamic amplifier will
track the PVT variation and provide high-linearity and stable gain. Com-
pared to the conventional CDL dynamic amplifier and the PVT-stabilized
vi
dynamic amplifier, this design suffers from less gain variation over PVT fluc-
tuation while exhibiting high linearity. Therefore, it suits the application of
the pipeline ADC and other types of ADC.
A design prototype in schematic level is implemented in 40nm TSMC
CMOS technology. The simulation results indicate that the circuit provides
less than −80dB total-harmonics-distortion (THD), ranging from −15◦C to
100◦C with 140mV peak-to-peak differential sinusoidal input. When the sup-
ply voltage varies from 1.15V to 1.25V, the gain variation of this design is
within ±2.5% and the THD is less than −75dB.
vii
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Chapter 1
Introduction
1.1 Overview
In recent years, the reduction of cost and power consumption is increas-
ingly urged for modern electronic device market. Analog-to-digital converter
(ADC), the bridge between the real and digital worlds, has to satisfy this
booming demand.
As technology goes into the sub-micron region, successive-approximation-
register (SAR) ADC structure is increasingly favored because of its scaling-
friendly characteristic. Advanced process technology provides a smaller unit
capacitor and metal-oxide-semiconductor-field-effect transistor (MOSFET), in-
creasing the density of the integrated circuits. Futhermore, the high power-
efficiency also makes SAR ADC suitable for low-power, medium-speed appli-
cations such as the Internet of things (IoT).
When it comes to high-speed and high-resolution design, the pipeline
ADC structure becomes one of the most suitable choices. To follow the low-
power demand trend, the SAR-assisted pipeline, as know as the pipeline-SAR
ADC, becomes a promising structure. It benefits from the pipeline structure
to process high-speed signal while maintains high power efficiency .
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The critical part of the pipeline-SAR ADC is the residue amplifier. The
need for high resolution brings the stringent requirement of high linearity, low
noise, and stable gain. Traditionally, an operational amplifier (OPAMP) with
negative feedback is used for this part. However, it occupies a large fraction
of the power budget because of the huge static power consumption. Another
common approach, using the open loop amplifiers, is affected by the PVT
variation, even though they give great performance on power efficiency. The
category of the residue amplifiers is shown in Figure 1.1.
Figure 1.1: Category of the residue amplifiers
Works towards the power-efficient residue amplifier is always a hot topic
both in academic and industry. Several techniques have been proposed, such as
2
ring amplifiers [3, 4], zero-crossing based circuits [5, 6] and integrator-type am-
plifiers [7]. Among these innovative amplifiers, the dynamic amplifiers become
one of the most promising structures because of its many favorable features,
which will be discussed in following several sections. The dynamic amplifier
inherently allows for low bandwidth design since the amplification is realized
by integrating the current. Its unsettled characteristic and dynamic behav-
ior reduce the power consumption. Besides, during the amplification phase,
the dynamic amplifiers provide noise-reducing feature [8, 9], which is benefi-
cial for the design of the next stages. However, although the features of the
dynamic amplifiers are so attractive, they exhibit more nonlinearity and PVT-
sensitivity. Even though the digital background calibration can be utilized to
reduce these undesired effects, extra digital correction at higher frequency also
brings extra power consumption and reduce the speed of the ADC.
1.2 Performance Terminology
This section discusses the definition performance metrics for an ampli-
fier and will use them throughout the thesis.
1.2.1 Total Harmonic Distortion
Total harmonic distortion (THD) is introduced to measure the linearity.
It is defined as the ratio of the sum of the power of all harmonic components to
the power of the fundamental signal. Usually, up to 7th harmonics components
3
are taken into calculation. The formula is shown below,
THD =
HD22 +HD
2
3 + ...+HD
2
7
Psignal
(1.1)
where HD2n represents the power of the nth harmonic distortion.
1.2.2 Transient Gain
Conventionally, the gain of two-port network is defined as the ratio
of the output amplitude to the input amplitude. In terms of the dynamic
amplifier, the gain changes with the amplification time. The transient gain
needs to be defined. Assuming that the input voltage Vin maintains stable
after sampling in each clock cycle, the transient gain is defined as the ratio of
the transient output voltage to the stable sampled input voltage.
A(t) =
Vout(t)
Vin
(1.2)
1.3 Dynamic Amplifiers
Figure 1.2 shows the structure of a conventional dynamic amplifier.
φRST and φAMP are two non-overlapping clock phases, representing the reset
phase and the amplification phase. Two N-channel MOSFETs (NMOS) work
as the active part, and their sources are connected together with a current
source, forming the fully-differential topology. When φRST is activated and
φAMP is disabled, the voltage across output capacitors is pre-charged to VDD.
At this moment, there is no static current flowing through the circuit.When
the amplification phase comes, the pre-charge switches are turned off and
4
Figure 1.2: Schematic of the open-loop dynamic amplifier
φAMP is activated. NMOS starts to discharge the output capacitors. The
output voltage of each half of the amplifier decreases at different rates, which
is gm∆Vin/CL. Their waveform is shown in Figure 1.3. The voltage at Vom
and Vop are shown as follow [1],
Vom = VDD − ID0 + gm∆Vinp
CL
tamp (1.3)
Vop = VDD − ID0 + gm∆Vinm
CL
tamp (1.4)
where ID0 is the common-mode current, CL is the output loading capacitor,
tamp is the amplification period, and gm is the transconductance of NMOS.
From Equation (1.3) and (1.4), the transient differential gain can be derived
5
Figure 1.3: Output waveform of the dynamic amplifier
as
Adiff =
Vop − Vom
∆Vinp −∆Vinm =
gm
CL
· tamp (1.5)
1.3.1 PVT sensitivity
As Equation (1.5) shows, the gain is proportional to the transconduc-
tance gm. However, the transconductance gm is not a PVT-robust factor. If an
NMOS is biased in the saturation region. That is, VGS>VTH , VDS>VGS−VTH .
Using “the square law”, the drain-to-source current IDS is given by
IDS =
1
2
µnCox
W
L
(VGS − VTH)2 (1.6)
Then we can derive the transconductance gm as
gm =
dIDS
dVGS
=
√
2µnCox
W
L
IDS (1.7)
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where µn, Cox, W/L, and IDS are the carrier mobility of NMOS, the oxide
capacitance per unit area, the dimension ratio of device size and the static
drain-to-source current respectively. From Equation (1.7), the temperature
and supply variation would influence gm, since µn is temperature-sensitive
[10] and IDS varies because of the PVT variation of the bias circuit. If we
provide a fixed amplification period, the gain of the dynamic amplifier is also
a PVT-sensitive performance factor.
1.3.2 Nonlinearity
As Equation (1.7) shows, the input signal changes the gate-to-source
voltage VGS, introducing the variation of transconductance gm. Therefore, the
gain becomes signal-dependent. As known, the signal-dependent gain would
bring the harmonic distortion and impair the linearity of the amplifier. Take
the pipeline ADC for example, the nonlinearity of the residue amplifier limits
the tolerant input range. Consequently, the resolution of the previous stage
has to be large enough to provide small residue voltage for the residue am-
plifier. It would prolong the conversion time of each stage, limit the number
of the stages, and finally reduce the speed of the pipeline ADC. If utilized
as the residue amplifier in pipeline, the dynamic amplifier can only amplify
small-swing signal, such as a 10mV∼50mV differential peak-to-peak sinusoidal
voltage, and provide 50∼60dB linearity [2, 11, 12].
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1.4 Related Techniques
Even though the dynamic amplifier provides such excellent features,
its drawbacks such as nonlinearity and PVT-sensitivity prevent it from wide
usage. Besides, the dynamic amplifiers also suffers from insufficient gain and
low-speed constraints. Therefore, many techniques were proposed to improve
the dynamic amplifier performance on these aspects.
1.4.1 Self-controlled Dynamic Amplifiers
For a dynamic amplifier, its incomplete settling behavior would intro-
duce nonlinear gain if the amplification period is not well controlled. If an
external control signal is utilized, the control clock circuit has to be low-noise
which will consume huge extra power. [1] provides a common-mode voltage
detection technique to realize the ultra-low-power and high-speed application
without external circuits to provide accurate amplification period. Further-
more, the self-controlled technique benefits from the low-noise feature designed
for the dynamic amplifier.
As derived in Equation (1.5), the differential gain can be represented
as
Adiff =
gm
ID0
(VDD − Vcom) (1.8)
where Vcom is the output common-mode voltage. The relation between tamp
and Vcom is shown below
tamp =
(VDD − Vcom) · CL
ID0
(1.9)
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From Equation (1.8) and Equation (1.9), the amplification period can be con-
trolled by detecting the voltage drop of the output common-mode voltage. [1]
gives its technique to realize this idea.
Figure 1.4: Schematic of the common-mode voltage detection dynamic ampli-
fier [1]
Figure 1.4 shows an inverter-based technique to realize the common-
mode voltage detection, where VX represents the output common-mode volt-
age. Assuming that the parasitic capacitance at node VX is ignored, when
VX starts to fall across VDD/2, the inverters are triggered to terminate the
amplification phase and the amplifier will hold the output voltage. Then the
9
transient gain at this moment becomes
Adiff =
gm
2 · ID0VDD (1.10)
Equation (1.10) shows that using this technique, the dynamic amplifier realizes
self-controlled process.
1.4.2 Temperature Compensated Dynamic Amplifier
As discussed before, since the dynamic amplifier works in open loop
and behaves as an unsettled amplifier, it is under the influence from the tem-
perature variation. Basically, there are two main methods to relieve this
temperature-sensitive phenomenon. One is to build a replica to track the
temperature variation and reflect it into amplification period [12]. Another
way is to build a temperature compensation circuit to compensate for the
temperature variation as Figure 1.5 shows [2]
Figure 1.5: Schematic of temperature-compensated dynamic amplifier [2]
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The output common-mode voltage VCMFB is detected by two series ca-
pacitors. VDET is the threshold voltage of the common-mode (CM) detector,
provided by the voltage division of a resistor array and the sum of VGS of M9,
M8, and M7. The operation of this method is similar to the common-mode de-
tection technique: when the common-mode output voltage drops across VDET ,
the zero-crossing detector (ZCD) is triggered and terminates the amplification
phase. From the discussion above, the gain is derived as below:
Adiff =
gm
ID0
(VDD − VDET ) (1.11)
gm/ID0 is controlled by the bias voltage of the tail current source Vbias, which
can also be tuned by another resistor array.
To make the gain insensitive to the temperature variation, VDD−VDET
is designed to compensate the temperature variation of gm/ID0. The temper-
ature coefficient (TC) of gm/ID0 is given by
TCgm/ID0 =
∂(gm/ID0)
∂T
< 0, (1.12)
and the TC of VDD − VDET is given by
TCVDD−VDET =
∂(VDD − VDET )
∂T
> 0 (1.13)
As long as TCgm/ID0/TCVDD−VDET = −1, the temperature effects on gain is
eliminated. We can achieve this goal by tuning the resistor arrays in the CM
detector and the bias circuit.
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1.4.3 Gain-boost Dynamic Amplifier
From Equation (1.8), the gain of the conventional dynamic amplifier is
usually determined by gm/ID0 and the common-mode output voltage range.
However, the common-mode voltage is limited by the supply voltage, and the
overdrive voltage limitation constrains the ratio of transconductance and drain
current. The conventional dynamic amplifier cannot exhibit very high gain.
The limited gain of the residue amplifier increases the fraction of the input-
referred noise from the following stage. [11, 13, 14] provide a variety of ways
to increase the gain of the dynamic amplifier.
1.4.4 High-Linear Dynamic Amplifier
When dynamic amplifier is used in pipelined ADC, the nonlinearity
problem limits the resolution of each stage and also limits the speed of the
ADC. [15] gives a method that using negative feedback to linearize the dynamic
amplifier in the time domain.
1.5 Motivation
Recent publications [2, 12, 16] have revealed that the dynamic amplifier
is a promising structure for the residue amplifier in pipeline ADC and other
applications like integrators [17]. However, it suffers from the PVT-sensitivity
and inherent nonlinearity. This thesis proposes a PVT-robust high-linearity
dynamic amplifier design. Even though the temperature and supply voltage
vary significantly, the dynamic amplifier still exhibits stable gain and high
12
linearity with large input amplitude.
1.6 Thesis Organization
The rest of this thesis is organized as follow: Chapter 2 presents the
proposed dynamic amplifier. The characteristics of MOSFET in the sub-
threshold region is discussed. Then the capacitively degenerated lineariza-
tion (CDL) dynamic amplifier is presented and analyzed. Besides, a floating-
battery-capacitor invertor-based differential amplifier is exhibited as a single-
pole amplifier to sense the PVT variation. A voltage-to-time converter (V2T)
is presented to convert the voltage containing the PVT information into a
square-wave pulse, which controls the CDL dynamic amplifier.
Chapter 3 shows the specification of the dynamic amplifier and the
circuit implementation details.
Chapter 4 presents the simulation results, including the linearity and
gain variation versus the temperature and supply variation.
Chapter 5 concludes this work and discusses some future works.
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Chapter 2
Proposed Dynamic Amplifier
In this chapter, the characteristics of the MOSFET in the sub-threshold
region is discussed first. Then, the capacitively degenerated linearization
(CDL) technique is presented, so is the analysis of its high-linear, PVT-
sensitive features. To track the variation of the optimized amplification period,
a PVT-sensing amplifier and a voltage-to-time converter are combined to gen-
erate the amplification control signal.
2.1 Sub-threshold Region Characteristics
Before we introduce the proposed dynamic amplifier, the characteristic
of MOSFET in the sub-threshold region needs to be illustrated. For differ-
ent gate-to-source voltage (VGS), the MOSFET is biased in different regions.
Conventionally, if VGS > VTH , the MOSFET is considered to be biased in
“strong inversion region”. The inversion layer, which is the channel, is gen-
erated in the bulk. Most of the drain-to-source current is formulated by the
drift current. The charge carriers are pulled and pushed by the applied electric
field. Assuming VDS > VGS − VTH , the transfer characteristic function can be
14
approximated to Equation (2.1) following the “square law equation”.
IDS =
1
2
µnCox
W
L
(VGS − VTH)2 (2.1)
where µn, Cox and W/L are the carrier mobility of the NMOS, the oxide
capacitance per unit area and the dimension ratio of the device respectively.
If 0 < VGS < VTH , MOSFET will work in “weak inversion region”. The
channel has not been completely formulated yet and the current through the
drain and the source is mainly formed by the diffusion current, which is due
to the transport of charge carriers by the non-uniform carrier density among
the drain, the source, and the bulk.
Note that there is no obvious boundary between the strong and the
weak inversion. The transition region is called “moderate inversion region”.
In this region, both diffusion and drift mechanisms show their effects [10]. In
our analysis, we assume that the MOSFET works either in weak inversion
region or strong inversion region for simplicity.
Among the sub-threshold region property, the drain current and the
slope factor are related to our proposed design. The following sections will
discuss them in detail.
2.1.1 Channel Model
The NMOS model is shown in Figure 2.1. All voltages are referred to
the p-type substrate. The positive voltage at the gate will attract electrons to
the interface between the oxide layer and the p-type substrate, resulting in an
15
inversion charge layer. The mobile inversion charge density is defined as Qinv.
The channel voltage Vch is defined as the difference between the quasi-Fermi
potentialof the electrons forming the channel φn and the Fermi potential ΦF .
Figure 2.1: Ideal model of the N-channel MOSFET
When the Qinv becomes zero, meaning the inversion layer is about to
be formed, the channel voltage is defined as the pinch-off voltage VP . It can be
regarded as the effective voltage of the gate voltage impacting on the channel
as shown in Figure 2.1 [10].
2.1.2 Drain Current
As mentioned before, in weak inversion, the drain current is formed by
the diffusion current, which satisfies the diffusion equation. Assuming that the
mobility µn is constant in the sub-threshold region at a specific temperature
16
and there is no velocity saturation happened, the drain current is derived as
Equation (2.2) [10]
ID ≈ ID0e
VG
n·UT [e
−VS
UT − e
−VD
UT ] (2.2)
where ID0 is defined as Equation (2.3). It is a process-dependent parameter,
indicating the leakage current through the channel when VG = 0. UT is the
thermal voltage kT/q.
ID0 ≡ IS exp ( −VT0
n · UT ) (2.3)
n is the slope factor in weak-inversion, indicating the effect of the gate voltage
on the channel, which will be discussed in the next section. IS is the specific
current defined as [10]
IS ≡ 2 · n · β · U2T (2.4)
where β is the product of the ratio of dimension W/L, the mobility µ, and the
oxide capacitance per unit area Cox. Usually, the specific current IS is used as
a crossover point between the weak and strong inversion. In another word, the
drain current smaller than IS implies the MOSFET enters the weak inversion
while the greater one indicates the MOSFET works in strong inversion.
2.1.3 Slope Factor
As discussed above, the slope factor n is defined as the slope of VG
versus VP . From Figure 2.1, we can derive the slope factor as
n ≡ dVG
dVP
= 1 +
CD
Cox
(2.5)
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where CD is the depletion layer capacitance per unit area. The slope factor n
is around 1.4 ranging from −15◦C to 100◦C. However, it is the function of the
pinch-off voltage VP and approximately derived as [10]
n ≡ dVG
dVP
= 1 +
γ
2 · √Ψ0 + VP
(2.6)
Ψ0 is the approximation of the surface potential in strong inversion at equilib-
rium where the channel voltage Vch equals to zero. The body effect factor γ is
defined as:
γ =
√
2 · q · s ·Nsub
Cox
(2.7)
From Equation (2.5), the slope factor n is also under the influence of the
gate biasing voltage and the temperature variation. But if the MOSFET is
biased in deep sub-threshold region, the slope factor n can be regarded as a
PVT-insensitive parameter [10].
2.2 Capacitively Degenerated Linearization Structure
The basic structure of capacitively degenerated linearization (CDL)
dynamic amplifier is shown in Figure 2.2 [16]. The degenerated capacitors
CDEG are connected with the source of the NMOS, while the load capacitors
CL are connected to the drain. Switches are in parallel with the capacitors to
work as pre-charge switches.
In terms of nonlinearity, there are two basic types, the compressing and
the expanding features. The compressing nonlinearity means that as the input
amplitude increases, the gain of the amplifier decreases. The fully differential
18
Figure 2.2: Structure of the CDL dynamic amplifier
amplifier presents this type of nonlinearity since the output impedance of the
tail current source is large. Vice versa, the expanding nonlinearity provides the
opposite phenomenon that the gain is increasing with the increasing input am-
plitude. The pseudo-differential amplifier exhibits the expanding nonlinearity
because the impedance looking from the source is zero.
There are two phases for the CDL technique. In the reset phase, the
CDEG is discharged to ground while the CL is pre-charged to VDD. During
the amplification phase, the initial voltage VS across the degenerated capaci-
tor is zero, which means the source is “tied” to ground. Thus the impedance
looking from the source ZS is approximately equal to zero. At this time, the
whole amplifier exhibits the expanding nonlinearity. With the drain current
charging the degenerated capacitors, the source voltage starts to increase, re-
sulting in the decrement of the gate-to-source voltage VGS. That is, the source
impedance ZS is increasing. Therefore, the nonlinearity of the amplifier starts
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to change from the expanding to the compressing. We can intuitively specu-
late that there exists a moment that the amplifier is being across the boundary
between the compressing and the expanding nonlinearity. It means that the
gain is independent from the input amplitude and the amplifier provides high
linearity.
The capacitively degenerated linearization (CDL) technique requires
the I-V characteristic of the amplifier to be exponential. The analysis will be
discussed in the next section. For MOSFET, the I-V relation is exponential
only when the transistor is biased in the weak inversion region, also as known as
sub-threshold region. Similarly, this CDL technique could be implemented by
the bipolar junction transistor, of which the collector current IC is exponential
to the base-to-emitter voltage Vbe.
2.2.1 Analysis
The drain-to-source current IDS of the MOSFET in the weak inver-
sion is exponential to the gate voltage as given by Equation (2.2). If the
drain voltage VD is much greater than the thermal voltage UT , resulting in
exp (−VDS/UT ) 1, so the drain-to-source current approximately equals to
IDS ≈ ID0 exp ( VG
nUT
) · exp (−VS
UT
) (2.8)
For the positive half circuit, the following Equation (2.9) is valid all the
time:
CS
dVSP
dt
≡ ID0 exp (VBN + Vi,diff/2
nUT
) · exp (−VSP
UT
) (2.9)
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where VBN is the biasing voltage of the NMOS differential pairs and VSP is
the source voltage of the positive half. Integrated over time, VSP is derived as
below:
VSP = UT ln [
ID0t
CDEGUT
exp (
VBN + Vi,diff/2
nUT
) + c1/UT ] (2.10)
At the beginning of amplification, the source voltage is zero, thus we can
get c1 = UT . The term “ID0 exp (VBN/nUT )” is the quiescent current IQ0
of the amplifier when the input amplitude is zero. For simplicity, we define
α = IQ0t/CDEGUT . Thus Equation (2.10) is rewritten as
VSP = UT ln [α · exp (Vi,diff
2nUT
) + 1] (2.11)
and for the negative half circuit, the source voltage VSN is similarly expressed
as
VSN = UT ln [α · exp (−Vi,diff
2nUT
) + 1] (2.12)
Assuming there is no parasitic capacitance, the charges flowing into
the degenerated capacitor CDEG are from the pre-charged load capacitor CL.
Since there is no other path to share the charges, Equations (2.13) and (2.14)
are held during the amplification phase
CL ·∆VOP ≡ CDEG ·∆VSP (2.13)
CL ·∆VOM ≡ CDEG ·∆VSN (2.14)
where ∆VOP and ∆VOM are the changed value of the output voltages of the
positive and negative branches. The transient gain is defined as
A(t) ≡ ∆VOP −∆VOM
Vi,diff
=
CDEG
CL
· ∆VSP −∆VSN
Vi,diff
(2.15)
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Replace ∆VSP and ∆VSN with Equations (2.11) and (2.12), the gain is rear-
ranged as
A(t) =
CDEG
2nCL
+
CDEG
CL
UT
Vi,diff
ln [
1 + α · exp (Vi,diff
2nUT
)
α + exp (
Vi,diff
2nUT
)
] (2.16)
As long as α = 1, the second term related to the input signal is eliminated.
The transient gain A(t) becomes independent of the input signal amplitude
Vi,diff . It means at this moment, the amplifier exhibits high-linear gain. The
amplification period at this moment is called the optimized time topt. We can
rearrange the expression of α as
topt =
UTCDEG
IQ0
(2.17)
and the corresponding gain is called the optimized gain Aopt
Aopt =
CDEG
2nCL
(2.18)
The derivation above explains why the CDL technique provides high
linearity at the optimized time topt. Besides, Equation (2.18) shows that the
optimized gain Aopt is a PVT-insensitive factor, since the slope factor n is PVT-
robust in deep sub-threshold region. However, topt is sensitive to temperature
and supply voltage variation, because Equation (2.17) shows that the thermal
voltage UT and the quiescent current IQ0 are both temperature and supply
voltage dependent parameters.
To calibrate the variation of temperature and supply voltage, [16] uses
an extra DAC to tune the bias current IQ0 to make the optimized time satisfy
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the condition that topt = UTCDEG/IQ0. However, it needs periodic multiple
foreground calibrations to track PVT variation, which reduces the speed and
power-efficiency of the amplifier. To achieve PVT-robostnesss, one way is
to design a constant-gm biasing circuit, which automatically adjusts the bias
current over PVT fluctuation and keep the transconductance gm constant.
Thus, the less linearity deterioration requires a smaller tuning range resulting
in foreground calibration process easier. Another way is to automatically
match tamp to topt over PVT variation and keep the slope factor n constant.
Therefore, the dynamic amplifier will provide great high linearity, stable gain
and be PVT-robust.
2.2.2 Cross-Coupled Degenerated Capacitors
For a conventional dynamic amplifier in the amplification phase, both
positive and negative branches discharge the load capacitors. The differential
output voltage depends on the difference between two slewing currents. How-
ever, the common-mode output voltage drops during the phase, constraining
the duration of the amplification phase and the gain of the dynamic amplifier.
To relieve this limited gain issue, the inverter-based structure is im-
plemented by reusing the current [18]. The output range is also enlarged by
making the positive and negative output voltages changing in two opposite
directions. However, the mismatch of the quiescent current of PMOS and
NMOS requires the common-mode feedback (CMFB) circuit to maintain the
common-mode output voltage.
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In this design, the degenerated capacitors are implemented in the cross-
coupled structure shown in Figure 2.3 [16]. The degenerated capacitors are
connected between the sources of the positive and negative branches.
Figure 2.3: Structure of the cross-coupled CDL dynamic amplifier
For the differential signal, the equivalently effective circuit is shown in
Figure 2.4. CDEG works effectively as 2CDEG at each source of NMOS and
PMOS for the conventional CDL dynamic amplifier in Figure 2.2. Ignoring any
parasitic capacitance, there is no common-mode current flowing into the load
capacitor during the amplification phase, since the current is supplied by two
pre-charged floating capacitors. But the differential currents are still flowing in
and out of the load resulting in differential output voltage. By implementing
the cross-coupled structure, the amplifier provides excellent common-mode
voltage rejection characteristic. Thus, there is no need for CMFB circuit.
In addition, by using the inverter-based structure and the cross-coupled
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Figure 2.4: Effective circuit of the cross-coupled CDL dynamic amplifier
degenerated capacitors pair, the effective degenerated capacitor in Equation
(2.18) is actually enlarged fourfold, reducing the required capacitors and in-
creasing the optimized gain.
2.3 PVT-sensing Amplifier
As we discussed before, there are two ways to achieve automatic sta-
bilizing linearity and gain. One is to adjust the bias currents to make the
optimized time topt matched to the fixed amplification period tamp. Another
way is to adjust tamp to follow the variation of topt. In this design, we de-
cided to explore the second way to realize a high-linearity, stable-gain, and
PVT-robust dynamic amplifier.
To make the amplification period tamp keep tracking the PVT variation,
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a PVT-sensing block and a PVT-information-to-time converter are needed to
control the CDL dynamic amplifier. In this section, the single-pole amplifier
is discussed and used as a PVT-sensing amplifier.
2.3.1 Single-Pole Amplifier
Figure 2.5: Structure of the single-pole amplifier
The single-pole amplifier is shown in Figure 2.5. The Laplace transfer
function of a single-pole amplifier is given by
H(s) =
ADC
1 + s/τ
(2.19)
where τ is the time constant of the single-pole amplifier. Usually, τ = RoutCLS,
where Rout is the output resistance of the amplifier and the CLS is the load
capacitor. The ADC is the DC gain of the amplifier. For the amplifier in Figure
2.5 specifically, ADC = gmS · Rout, where the gmS is the transconductance of
the single-pole amplifier.
At t = 0, there is a step signal Vstep at the input, and the Laplace
transform of the signal is shown as
Vin(s) =
Vstep
s
(2.20)
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Assume that the whole system is a linear-time-invariant system (LTI), so the
Laplace transform of the output voltage can be derived as
Vout(s) = VstepADC(
1
s
− 1
s+ τ
) (2.21)
In the time domain, the output voltage is shown as
Vout(t) = VstepADC(1− e−t/τ ) (2.22)
Apply the Taylor-series expansion to Equation (2.22), assuming t τ . Then
replace ADC with gmSRout and τ with CLSRout. The output voltage becomes
Vout(t) ≈ VstepADC · (t/τ) ≈ Vstep · gmS
CLS
· t (2.23)
From the derivation above, we can conclude that for a very short period tramp
at the beginning, the output voltage Vout could be approximately regarded as a
ramp signal. The slope of the ramp approximately equals to Vstep ·gmS/CLS. If
applying the output voltage to a voltage-to-time converter (V2T), the objective
time will contain the PVT variation information. Here, we rearrange the
Equation (2.23) to
tramp =
CLS
gmS
· Vramp
Vstep
(2.24)
where Vramp is defined as the threshold voltage of V2T in next stage.
In the discussion of sub-threshold characteristics, from Equation (2.8),
we can derive the transconductance gmS. If the MOSFET is biased in the
weak inversion, assuming the source is connected to ground, VS = 0, the
transconductance gmS is given by
gmS =
∂IDS
∂VGS
=
ID0
nUT
exp (
VG
nUT
) =
IQS
nUT
(2.25)
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IQS is the quiescent drain current of the single pole amplifier, which equals to
ID0 exp (VG/nUT ). Thus, Equation (2.24) is rewritten as
tramp =
UTCLS
IQS
· n · Vramp
Vstep
(2.26)
Equation (2.26) shows that if a single-pole amplifier is biased in the sub-
threshold region and combined with a V2T converter, the output time tramp
can contain the PVT information UTCLS/IQS. After initial tuning, making
tramp equals to topt, the PVT-sensing amplifier and the CDL dynamic amplifier
can experience the same effect by the PVT variation.
tramp =
UTCLS
IQS
· n · Vramp
Vstep
=
UTCDEG
IQ0
= topt (2.27)
It means that the amplification period tramp should always match topt over the
PVT variation once the tuning is done. If we utilize tramp as the amplifica-
tion period, the CDL dynamic amplifier should theoretically resist the PVT
variation influence and remain high-linearity during the amplification.
2.3.2 Floating Battery Capacitor
As discussed in the last section, a single-pole amplifier biased in the
sub-threshold region can sense the PVT variation. The design in [12] uses a
single-ended output amplifier to generate the ramp voltage as shown in Figure
2.6.
The output voltage of this structure reflects the fluctuation of NMOS’s
transconductance. However, for the cross-coupled CDL dynamic amplifier,
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Figure 2.6: Schematic of the single-ended output amplifier
the change of transconductance of PMOS also needs to be reflected in the
ramp voltage. Therefore, the inverter-based structure is implemented to make
PVT-sensor and the CDL dynamic amplifier matched.
Similarly, the conventional inverter-based structure needs the CMFB
circuit to stabilize the output common-mode voltage. In this design, we use
a floating battery capacitor as the supply [18]. The circuit design is shown in
Figure 2.7. To reduce the source voltage VS variation during the amplification
phase, the floating battery capacitor is required to be much greater than the
load capacitors, which is CB > 10CLS.
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Figure 2.7: Schematic of the floating battery capacitor differential amplifier
2.4 Voltage-to-time Converter
To make the amplification period tramp proportional to the output volt-
age of the PVT-sensing amplifier, we want to design a V2T converter which has
the PVT-robust threshold voltage Vramp. There are many designs about the
V2T converter [13, 19], but these V2T converters are PVT-sensitive and not
suitable for PVT-robustness expectation. In this design, we implement the
cascade inverters technique for the V2T converter, which has less variation
under PVT influence [12].
2.4.1 Structure
The voltage-to-time converter is implemented with cascaded inverters
as shown in Figure 2.8.
Here is how it works: At the reset phase, S1/S2 are off, and S7/S8,
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Figure 2.8: Structure of the cascaded-inverters V2T converter
S5/S6, and S3/S4 are turned on to make the first inverters of both paths into
auto-zero mode [12]. The input and output of the inverters in the chain will be
biased at the edge of the threshold voltage (Vth,inv). After every node is settled,
the node voltages VA and VB is charged to VCM . Then, turn off S3/S4 and
then change the bottom plates of C1 and C3 from the ground to the reference
voltage Vref . Since the nodes A and B are floating, the voltages VA and VB
are added by a fraction of Vref , which is determined by the ratio of C1/C3,
C2/C4, and Ctot. Once all nodes are settled, turn off the S5/S6 and S7/S8.
At this moment, if C1 +C2 = C3 +C4 = Ctot, the across voltages of the
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P-side and N-side capacitors Ctot are shown as
∆VP−side,C = VCM +
C1
2Ctot
· Vref − Vth,inv (2.28)
∆VN−side,C = VCM +
C3
2Ctot
· Vref − Vth,inv (2.29)
The output voltage of the PVT-sensing amplifier is VSPAO. Since we use the
floating battery capacitor structure, VSPAO is given by
VSPAO = VCM + ∆Vout(t) (2.30)
where ∆Vout(t) is the transient varying value of output voltage. After turn on
S1/S2, the voltage at the input of the first inverters in both sides will be
Vinv,P = VSPAO −∆VP−side,C = ∆Vout(t)− C1
2Ctot
· Vref + Vth,inv (2.31)
Vinv,N = VSPAO −∆VN−side,C = ∆Vout(t)− C3
2Ctot
· Vref + Vth,inv (2.32)
When Vinv,P or Vinv,N exceeds Vth,inv, the inverter will be triggered. i.e.
∆Vout(t1) =
C3
2Ctot
· Vref (2.33)
∆Vout(t2) =
C1
2Ctot
· Vref (2.34)
Here is the following operation: S1/S2 is turned on and the slewing
current of PVT-sensing amplifier starts to charge the capacitor CLS. At t = t1,
when ∆Vout is across over Vref ·C3/2Ctot, the N-side V2T converter is activated
and the output control signal ΦA will be activated and go to high voltage level.
Meanwhile, the dynamic amplifier starts to amplify the input signal. ∆Vout
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keeps increasing when equals the threshold voltage of the P-side at t = t2,
the output control signal ΦA will fall, resulting in dynamic amplifier to stop
amplification and keep the output voltage held. The amplification period tramp
is represented as t2− t1. The voltage difference between these two moments is
exactly the threshold voltage of the V2T converter Vramp [12].
Vramp =
C3 − C4
2Ctot
· Vref (2.35)
By substituting Equation (2.35) into (2.24), tramp is rewritten as
tramp =
CLS
gmS
· C1 − C3
2Ctot
· Vref
Vstep
(2.36)
If Vref and Vstep are connected with reference voltage source, which is insen-
sitive to PVT variation. The expression of tramp shows that it represents the
transconductance information. If we bias the PVT-sensing amplifier and the
CDL dynamica amplifier at same situation. The reference voltage Vref can
work as a tuning knob to make tramp matched to topt during calibration.
2.4.2 Dummy Load
At the beginning of generating the ramp output of the single-pole am-
plifier, the load capacitor CLS is merged with the capacitors Ctot in the V2T
converter. For real capacitors, like the metal-oxide-metal capacitor (MOM-
CAP), there are about 10% parasitic capacitance to AC ground at each termi-
nal. Therefore, it brings the offset voltage to the initial ramp output voltage
of the PVT-sensing amplifier. To attenuate the effects of this merging connec-
33
tion, only the positive output is connected to the input of the V2T convertor,
and the amplification control signal is triggered by two voltages.
Moreover, the parasitic capacitance also influences the slope of the
ramp output voltage if only one side is used for voltage-to-time conversion,
because the mismatch between the load capacitors introduces the variation
of the common-mode output voltage. To attenuate this asymmetric load ef-
fects, a dummy load, same as the front end of the V2T converter, is placed at
the negative output of the PVT-sensing amplifier. Figure 2.9 illustrates the
dummy load structure.
Figure 2.9: Structure of the dummy load
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Chapter 3
Circuit Implementation
In this chapter, the circuit implementation details of the proposed de-
sign are presented. The top-level diagram is shown Figure 3.1.
Figure 3.1: Block diagram of the proposed dynamic amplifier
3.1 Specification
The targeted specification of the dynamic amplifier is shown in Table
3.1
Sample Frequency 51.2MS/s
Gain >3
THD(Vi,diff = 100mV) <-80dB
Temperature Variation −15◦C ∼ 100◦C
Supply Variation 1.15V ∼ 1.25V
Table 3.1: Table of the design specification
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3.2 CDL Dynamic Amplifier
The full schematic of the CDL dynamic amplifier is shown in Figure
3.2 . The device information is provided in Table 3.2 .
Figure 3.2: Schematic of the CDL dynamic amplifier
We use the high-threshold-voltage MOSFETs as the active part since
they require a smaller size and less current to enter the sub-threshold region
than the low-threshold voltage ones. The capacitors are implemented by MoM-
Cap and the expected values are also shown in Table 3.2. Besides, the type,
size and activated phase of switches are listed in Table 3.3. In the signal path,
all switches are bootstrapped to maintain high linearity. For switches S3/S3A
and S4/S4A, φRST E falls 200ps earlier than φRST for realizing bottom-plate
sampling. We assign the pulse width of φRST to 2ns and φRST E to 1.8ns. In
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Name Device Type Size
M1/M1A NMOS hvt 16µm/40nm
M2/M2A PMOS hvt 32µm/40nm
CS MoM Capacitor 309fF
CL MoM Capacitor 600fF
CDEG MoM Capacitor 3.16pF
Table 3.2: Table of the device of the CDL dynamic amplifier.
Name Switch Type Size Dimension Activated Phase
S1/S1A Bootstrapped NMOS 19.2µm/40nm φAMP
S2/S2A NMOS lvt 3.6µm/40nm φRST
S3/S3A NMOS lvt 1.2µm/40nm φRST E
S4/S4A NMOS lvt 1.2µm/40nm φRST E
S5/S5A NMOS lvt 3.6µm/40nm φRST
S6/S6A CMOS
N(3.6µm/40nm)
P(9µm/40nm)
φRST
S7/S7A CMOS
N(9.6µm/40nm)
P(24µm/40nm)
φAMP
S8/S8A CMOS
N(3.6µm/40nm)
P(9µm/40nm)
φAMP
S9/S9A CMOS
N(9.6µm/40nm)
P(24µm/40nm)
φRST
S10/S10A Bootstrapped NMOS 19.2µm/40nm φAMP
S11/S11A NMOS 3.6µm/40nm φRST
Table 3.3: Table of the switches of the CDL dynamic amplifier
this way, we can calculate the required maximum on-resistance of the switches
and then assign their size. For switches S9/S9A and S6/S6A, they are designed
to be CMOS switches to control the current charging CDEG. For switches
S7/S7A and S8/S8A, their on-resistance will degrade the optimized gain and
move the optimized time a bit earlier [16]. Thus, they are designed to be CMOS
switches with large size. φAMP and φRST/φRST E are two non-overlapping
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phases generated by the V2T converter and external control circuit.
3.3 Voltage-to-time Converter
3.3.1 Threshold Voltage Detector
The full schematic of the voltage-to-time converter is shown in Figure
3.3. And the clock diagram is shown in Figure 3.4. Table 3.4 depicts the
device category and size.
Figure 3.3: Schematic of the V2T converter
The inverters chain and the NOR gate are implemented by the logic
gates in the standard library. From the previous discussion, the size of the
gate only needs to satisfy the settling requirement.
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Figure 3.4: Clock diagram of the V2T converter
Name Device Type Size
C1 MoM Capacitor 64fF
C2 MoM Capacitor 39fF
C3 MoM Capacitor 11fF
C4 MoM Capacitor 91fF
Ctot MoM Capacitor 100fF
I1/I1A Standard cell library -
I2/I2A Standard cell library -
I3/I3A Standard cell library -
I4 Standard cell library -
NORgate Standard cell library -
Table 3.4: Table of the device of the V2T converter.
Name Switch Type Size Activated Phase
S1/S1A CMOS
N(2.4µm/40nm)
P(4.8µm/40nm)
φS1
S2/S2A NMOS lvt 600nm/40nm φS2
S3/S3A NMOS lvt 600nm/40nm φS3
S4/S4A NMOS lvt 600nm/40nm φS3 B
S5/S5A NMOS lvt 1.2µm/40nm φS5
S6/S6A NMOS lvt 1.2µm/40nm φS6
Table 3.5: Table of the switches of the V2T converter
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The type, size, and activated phase of the switches are listed in Ta-
ble 3.5. Except for the S1/S1A, all switches control charging or discharging
the node to static voltages. There is no high-linearity requirement for these
switches as long as the node is charged to an expected voltage on time. There-
fore, the NMOS switches are utilized. However, the charge injection effect
brings the voltage fluctuation to the node when the switch is turned off. A
dummy switch is deployed near the critical node to reduce this undesired ef-
fect. The width of the dummy switch is the half of that of the active switch.
In this design, S2/S2A and S6/S6A implement this dummy-charge-injection
cancellation as Figure 3.5 shows.
Figure 3.5: Dummy-charge-injection cancellation
A dummy NMOS is deployed at the sensitive node B near the NMOS
switch. The gate voltage of the dummy NMOS is controlled by the inverse
control signal S. When the control signal S is disabled, the electrons stored
in the channel are about to be injected into two nodes, A and B. Meanwhile,
the dummy switch needs the electrons to form the channel. If we design the
device area of the dummy as half of that of the transmission switch, the charges
40
injected into node B would be absorbed by the dummy NMOS, and there is
less voltage variation at the node B when S is off.
3.4 PVT-Sensing Amplifier
3.4.1 Floating Battery Capacitor Dynamic Amplifier
The full schematic of the PVT-sensing amplifier is shown in Figure 3.6.
Table 3.6 provides the size and category of the devices. The PVT-sensing am-
plifier input Vstep is connected to a reference voltage. The positive output VSPA
is connected to the input of the V2T converter and the negative output VOM is
connected to a dummy of the V2T converter. From the discussion in Chpater
Figure 3.6: Schematic of the PVT-sensing amplifier
2 about the PVT-sensing amplifier, we want to use a signal-pole amplifier,
of which the time constant τ should be much greater than the amplification
period tramp. The active part of the PVT-sensing amplifier is implemented
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Name Device Type Size
M1/M1A NMOS hvt 30µm/1µm
M2/M2A PMOS hvt 60µm/1µm
CS MoM Capacitor 195fF
CL MoM Capacitor 313fF
CB MoM Capacitor 3.16pF
Table 3.6: Table of the device of the PVT-sensing amplifier
by the long-channel high-threshold-voltage MOSFETs to increase the output
resistance Rout. The battery capacitor CB is chosen to be 10 times larger than
the load capacitor CL to attenuate the variation of the source voltage.
Table 3.7 lists the switch information. For the PVT-sensing amplifier,
the requirement for linearity is not as strict as the CDL dynamic amplifier.
So the linearity of the NMOS and CMOS switches are good enough to satisfy
our demand.
Name Switch Type Size Dimension Activated Phase
S1/S1A NMOS lvt 3.6µm/40nm φRST
S2/S2A NMOS lvt 1.2µm/40nm φAMP
S3/S3A NMOS lvt 1.2µm/40nm φRST
S4/S4A NMOS lvt 1.2µm/40nm φRST
S5/S5A NMOS lvt 3.6µm/40nm φRST
S6/S6A CMOS
N(1.2µm/40nm)
P(3µm/40nm)
φAMP
S7/S7A NMOS lvt 3.6µm/40nm φRST
S8/S9 CMOS
N(9.6µm/40nm)
P(19.2µm/40nm)
φAMP
S10/S11 CMOS
N(9.6µm/40nm)
P(19.2µm/40nm)
φRST
Table 3.7: Table of the switches of the PVT-sensing amplifier
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3.5 Bias Circuit
The schematic of the bias circuit is presented in Figure 3.7. The ref-
erence current IBIAS is designed to be from an off-chip current source. In
simulation on spectre, an ideal current source is utilized. Since the PVT-
sensing amplifier is designed to track the PVT variation of the CDL dynamic
amplifier, they have to share the same bias voltage VBN and VBP . The device
dimension of the bias circuit is the same as that of the CDL dynamic amplifier.
Figure 3.7: Schematic of the bias circuit
Name Device Type Size
M0 NMOS hvt 16µm/40nm
M1 NMOS hvt 16µm/40nm
M2 PMOS hvt 32µm/40nm
IBIAS Reference Current Source 20µA
Table 3.8: Table of the device of the bias circuit.
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Chapter 4
Simulation Results
The PVT-robust dynamic amplifier is implemented in the 40nm tech-
nology and simulated by spectre. The simulation also illustrates the relation
between the linearity and the amplification period of the CDL dynamic am-
plifier.
4.1 CDL Dynamic Amplifier
4.1.1 Test Setup
The block diagram of the CDL dynamic amplifier testbench is shown
in Figure 4.1. For testing the CDL dynamic amplifier, the main target is to
find the optimized time topt, when the transient gain is signal-independent. To
reduce the disturbance of the noise floor, the sample number should be 2048
or more. From the specification, the required sample frequency is 51.2MS/s.
It means the total sampling time should be over 46µs. Our targeted linearity,
which is over 80dB, requires high accuracy of the simulator. For the transient
simulation, the max step is set to 100ps and the simulated voltage tolerance
“vabstol” is set to 10−9. However, we need to run the simulation many times
for tuning the amplification period. The simulation and tuning for the CDL
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dynamic amplifier are time-consuming tasks.
Figure 4.1: Block diagram for the CDL dynamic amplifier testbench
To reduce the workload of the simulation and tuning, we proposed
a smart testbench to find the optimized time quickly. As shown in Figure
4.1, the pulse width of the amplification control signal φAMP is design to be
redundant. It means we intentionally activate the dynamic amplifier, to am-
plification phase, for a sufficiently long time. After one long-time simulation,
we sampled the output voltage with same period but at different start time.
In Figure 4.1, these t1, t2, t3, t4, and t5 indicate the different start time, which
is the amplification period tAMP . Then do fast Fourier transform (FFT) for
these sampled data, we can get the graph that tAMP versus THD, which will be
shown in next section. The time exhibiting the lowest THD is the optimized
time topt. In this thesis, we sampled the amplified voltage at an interval of
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0.1ns starting from 3ns to 12ns.
In fact, in this quick smart testbench, we ignore the delay of the boot-
strapped switches and other non-ideal effects when the output switches start
to hold the amplified voltage. The actual optimized time is shifted a bit from
that of the fast testbench. A couple of tuning trials in the conventional way
are still needed. Besides, the accuracy of the simulation result also depends
on the integration algorithm of the simulator. Using different integration al-
gorithm, we may get different THD from the same testbench with the same
amplification period.
4.1.2 Linearity
The result of THD versus the amplification period tamp is shown in
Figure 4.2a. It is clear that there exists an optimized time that the amplifier
presents high linearity. Figure 4.2b also shows the curve of the the correspond-
ing gain versus tamp.
The simulation are performed at 51.2MS/s sample speed with a 140mV
differential peak-to-peak input signal at room temperature. The expected gain
is around 3. Figure 4.2a indicates that the THD is below 80dB when the
amplification period tamp is 4.1ns, which is actually the optimized time, and
the optimized gain is around 3.16.
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(a) THD vs tamp (b) Transient gain vs tamp
Figure 4.2: Simulation results of the quick testbench for the CDL dynamic
amplifier
4.2 PVT-stabilized CDL Dynamic Amplifier
After we run the simulation for a few times and finish tuning the CDL
dynamic amplifier, the optimized time topt is acquired and will be used in
top-level simulation. We combine all blocks, the CDL dynamic amplifier, the
V2T converter, and the PVT-sensing amplifier, and then test them robustness
against the variation of temperature and supply.
4.2.1 Test Setup
The block diagram of the testbench is shown in Figure 4.3. There are
three calibration “knobs”, IBIAS, VREF,N , and VREF,P . IBIAS is the bias circuit
reference current, provided by an off-chip current source. VREF,N and VREF,P
are the reference voltage sources used for the N-side and P-side V2T converter.
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Figure 4.3: Block diagram of the proposed dynamic amplifier testbench
First, tune IBIAS to make the optimized time topt within the tolerated
range, which is around 4ns in this thesis. Second, tune VREF,N and VREF,P to
make the V2T converter generating the amplification control signal. After a
few trials, the amplification period for the CDL dynamic amplifier is matched
to the optimized time. Finally, the dynamic amplifier is controlled by a PVT-
stabilized timer and the calibration is done.
With the sample clock performed, which is 51.2MS/s, a sinusoidal input
voltage is connect to the input of the CDL dynamic amplifier and the ampli-
fied output voltage is sampled at the hold phase. The sampled output data
is processed by running the fast-Fourier transform (FFT) in MATLAB. The
simulation is repeated for many times at different temperature and different
supply voltage. In the end, we acquire the relation curve about the relation
between the THD and gain variation versus the temperature and supply fluc-
tuation. Meanwhile, a conventional CDL dynamic amplifier is also tested at
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the same temperature and supply voltage as this work. But its amplification
period is fixed after the calibration. Both structures are calibrated at 27◦C
under 1.2V supply voltage. The sinusoidal input exhibits 140mV peak-to-peak
differential voltage and 13.5MHz input frequency.
4.2.2 Temperature Variation
Figure 4.4: Simulation results of the THD versus temperature
Figure 4.4 presents the THD versus temperature variation. From−15◦C
to 100◦C, the THD of our design remains less than −80dB. Compared to the
conventional one, the linearity of proposed design is 10dB better. Note that
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at the calibrated point (27◦C), the 3dB discrepancy of the THD between this
work and the conventional one is from the integration algorithm calculation
mismatch of the simulator.
Figure 4.5: Simulation results of the gain variation versus temperature
Figure 4.5 shows the gain variation versus the temperature. The op-
timized gain at 27◦C is 3.03. Ranging from −15◦C to 100◦C, the proposed
dynamic amplifier only suffers from less than 1.5% gain variation. However,
the gain variation of the conventional CDL dynamic amplifier is from 2% to
−5%. We can conclude that our design provides a more stable gain than the
conventional CDL amplifier with harsh temperature variation.
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4.2.3 Supply Variation
Figure 4.6 exhibits the relation between the linearity of the amplifier
and the supply voltage variation. With the supply voltage varying from 1.15V
to 1.25V, the THD of this work is still less than −75dB, providing 6dB bet-
ter linearity than the conventional work. It shows that the deterioration of
linearity of the CDL dynamic amplifier is reduced by using our technique.
Figure 4.6: Simulation results of the THD versus supply voltage
When it comes to the influence of the supply voltage variation on the
gain of the dynamic amplifier, our design also behaves outstandingly. Figure
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4.7 illustrates that even though supply voltage varys from 1.15V to 1.25V, the
gain variation of this work is still less than ±2.5%. Moreover, the conventional
CDL amplifier suffers from the nearly double gain variation, which is from−4%
to +4%. Similarly, our technique relieves the issue that the gain varies with
the supply voltage.
Figure 4.7: Simulation results of the gain variation versus supply voltage
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Chapter 5
Conclusion and Future Work
5.1 Conclusion
This thesis presents a PVT-robust high-linearity dynamic amplifier. By
combining the capacitively degenerated linearization method and the PVT-
stabilized technique, the proposed dynamic amplifier exhibits high-linearity
and stable gain with the PVT variation. The amplification period of the dy-
namic amplifier is controlled by the combination of a PVT-sensing amplifier
and a V2T converter. They track the PVT variation of the CDL dynamic
amplifier and keep the amplification period matched to the optimized time.
Compared to the conventional CDL amplifier, this work only needs one-time
calibration rather than multiple periodic background and foreground calibra-
tions against the PVT variation. Once the calibration is done, the proposed
dynamic amplifier will provide high-linearity and stable gain. Compared to
the work in [12], the high-linearity feature of our work makes the dynamic am-
plifier more suitable as the residue amplifier for higher-speed pipeline ADC.
The simulation results indicate that the circuit provides less than−80dB
total-harmonics-distortion (THD) ranging from −15◦C to 100◦C with 140mV
peak-to-peak differential sinusoidal input. When supply voltage varies from
53
1.15V to 1.25V, the gain variation of this design is within ±2.5% and the THD
is less than −75dB.
5.2 Future work
This design illustrates the idea of designing a PVT-robust high-linearity
dynamic amplifier, while there is still much to be done to tape out and for
future research.
First of all, the process variation is still showing its influence. For a dif-
ferent process, the optimized time is different. Besides, the mismatch between
the PVT-sensing amplifier and the CDL dynamic amplifier may worsen the
their correlated response for the PVT variation. This thesis does not include
the results of the process variation and we expect to reduce the mismatch
effect.
Secondly, this dynamic amplifier structure needs three calibration knobs.
It may increase the workload of calibrating the circuit. For future work, the
reduction of the calibration nodes and trials is expected.
Thirdly, the noise from the PVT-sensing amplifier and the V2T con-
verter occupies a large part of the total noise budget. Even though the PVT-
sensing amplifier utilizes the dynamic technique, which consumes power only
when it is activated, the V2T converter still consumes a lot of power during the
auto-zero mode and conversion phase. Self-control and compensation methods
as [1, 2] show their advantages for low-noise feature. We expect to build up a
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low-noise, high-linearity, and PVT-robust dynamic amplifier in the future.
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